UNITED STATES PATENT APPLICATION

FOR

METHOD OF FORMING HSQFN TYPE PACKAGE

Inventors: Johnson C. H. Tzu; Hsu Po Chih; Jerry Y. J. Wu; and Jung Yu Lee

Prepared By: BLAKELY, SOKOLOFF, TAYLOR & ZAFMAN 12400 Wilshire Boulevard Seventh Floor Los Angeles, California 90025-1026 (425) 827-8600

Express Mail mailing label number:	EL431000273US
Date of Deposit April 9, 2001	
I hereby certify that I am causing this paper or fee to be deposited	
with the United States Postal Service "Express Mail Post Office to	
Addressee" service on the date indicated above and that this paper	
or fee has been addressed to the Assistant Commissioner for	
Patents, Washington, D. C. 20231	
Sharon E. Farnus	
(Typed or printed name of person mailing paper or fee)	
Sharm Fann	2 4/9/21
(Signature of person mailing paper or fee) (Date signed)	

FORMING HSOFN

Field of the Invention

The present invention relates to a semiconductor package, and more specifically, to a method of forming HSQFN (High Stand-off Quad Flat Non-leaded) type package.

Background of the Invention

integrated circuits and chip package. With the advent

Integrated circuits industry and fabrication

the formation of semiconductor wafers,

10

involve

OBTOTOT DECIN

15

20

25

Ultra Large\Scale Integrated (ULSI) circuits technologies, it has been a trend to scale down the geometry dimension \of semiconductor devices increase the density of semiconductor devices per unit area of silicon \wafer. Thus, the sizes of devices, such as memory cells, have gotten smaller and smaller such that the area available for a single very device has become small. Further, manufacturers of the devices are striving to reduce sizes while simultaneously increasing their speed. The renewed interest in high density hybrid is driven by the requirement to handle large numbers of IC interconnections, the increasing clock rate of

digital systems and the desire to pack greater functionality into smaller spaces. Therefore, the number of a package's leads becomes more and more. An issue is that the package must have the capability to spread the heat generated by the die, efficiently.

the left and the true for the left left left left 10

assembling semiconductor device, semiconductor chip is properly positioned against the lead frame thus Formed, then attached to insulating film by heat and pressure. Next, the inner leads and their corresponding contact pads electrically connected by bonding wires using a bonding tool, respectively. Finally, the inner leads and the semiconductor chip are covered by a molding resin to expose the outer leads of the lead frame from the molding resin.

a

15

25

United States Patent 6,118,173 entitled "Lead frame and a semiconductor device". The package includes a chip, inner leads reaches the periphery of the semiconductor chip, and bonding wires for electrically connecting the semiconductor chip and the inner leads. The semiconductor chip is fixed on a die pad portion, and a chip fixing inner lead is integrated with the die pad partion. To

5

simplify the bonding wire connection process and improve the reliability, the chip fixing inner lead has a step portion so that the die pad portion is formed at a lower position than the inner leads. Further, United States Patent 6,107,6%5 disclosed a

lead frame structure.

GAROSCO COLOSCI

One \bigvee of the package types is so called QFP (Quad flat package), the QFP is the type used in logic and microprocessor packing that requires up to approximately hundrends pins. The semiconductor memory devices are designed to terminals (leads) for external connection as short as possible in order to make it possible to operate the devices at a higher speed such as the QFN (Quad Flat Non-leaded package). The QFN has a high-speed-oriented package structure in which no leads are provided but electrode pads for soldering are provided to a resin package.

20

15

Summary of the Invention



The object of the present invention is to provide a package with easier process and improved thermal dissipation.

A method of forming a HSQFN (High Stand-off Quad Flat Non-leaded) package comprising Providing a Sop 8

IJ

leadframe with bonding pads and die pads for receiving a die. Then, the die is attached on the die pad and bonding wires are connected between the bonding pads and the die for electrical connection. Molding process is used to encompass the die by compound from a first surface of the leadframe. Then, backside etching is used to the leadframe from a second surface of the leadframe to expose a lower surface of the compound, thereby separating the bonding pads and the die pads. A sigulation is applied to separate each individual package by cutting the leadframe and the compound.

Brief Description of the Drawings

15

10

FIGURE 1 is a cross section view of a step of forming die pad and bonding pad according to the present invention.

Subio

FIGURE 2 is a cross section view of a step of bonding die on a die pad according to the present invention.

FIGURE 3 is a cross section view of a step of bonding wires according to the present invention.

FIGURE 4 is a cross section view of a step of 25 molding according to the present invention.

FIGURE 6 is a cross section view of a step of separating according to the present invention.

5

Detailed Description of the Preferred Embodiment

10

15

20

25

The present invention discloses a method for a High Stand-off Quad Flat Non-leaded package technology. Α pakkage in accordance with the invention will be described in conjunction with and illustrative embodiment of the invention. referring to FIGURE 6, $\$ the structure of the HSQFN (High Stand-off Quad Flat Non-leaded) includes a leadframe having a die pad 62 and bonding pads 60. The die pad 62 and bonding pads 60 are the portions of the leadframe. The several diè pad 62 straightly elongated in parallel relationship to each other from the frame body. The die pad 62 \(\frac{1}{3}\)s designed to carry the die 64 adhesived thereon by adhesive material 63. A number of bonding pads 60 formed on the lower surface of the package, and the die 66 is connected to the bonding pads 60 of the lead frame via a plurality of wires for electrical 68 \communication. Molding compound 70 encompasses the ent\(\mathbf{i} \) re die 66, the bonding wire 68 and the major portion of the lead

frame leaving the terminal of the inner lead exposed out of the body. According to the structure of the present invention, not only the die pad is exposed, but also the lower surface of the bonding pad 60 is exposed. This structure provides excellent 60 thermal dissipation from the packages.

Serser II. Occio

Two stages of etching are used to etch the upper surface (fixst side) and lower surface (second respectively. The method performing die bonding, wire bonding and molding between two stages of etching. Wherein a first etching of the two stages of etching comprises forming an inward indentation portion of the leadframe from a first side of said leadframe to define die pads and bonding pads. A second etching of the two stages of etching comprises separating the die pads and bonding pads by etching from a second side of the leadframe.

20

25

15

The method for forming the package includes preparing a lead frame having a die pad 62 to receive a die 64, as shown in FIGURE 1. This present invention can be achieved by using "stand off" method. In one preferred embodiment, please refer to FIGURE 1, the upper surface (the first surface) of the lead frame

Sub 13

is etched to form a plurality of inward indentation portions 61. Alternatively, the inward indentation portions 61 may be formed by external force punch.

5 np 14>

Next the die 64 is bonded on the die pad 62 by adhesive material such as silver epoxy 63, as shown in FIGURE 2. Subsequently, bonding wires 68 are bonded to connect the die 66 and the connecting pads or in bonding pads 60, illustrated FIGURE 3. as Preferably, wire bonding technique is carried out to bonding wires for constructing the communication path between the die 66 and the external circuits. The bonding technique is we $\mathbb N$ known in the art, the detailed description is omitted.

1.5

10

Sop is

20

25

Turning to GIGURE 4, the die is encapsulated by mold resin 70. To phrase in another way, molding compound is injected into a mold to form a shielding to protect the die 64 from being damaged by external force. Please turn to FIGURE 5, thereafter, PMC (post molding curing) step is performed, this is well known in the art, detailed description is unnecessary. Next, a backside etch is utilized to separate the connection between the die pads 62 and the bonding pads 60. This can be achieved by using lithography and

Sub sus

etching process to etch the leadframe from the second surface of the leadframe, thereby exposing the lower surface of the mold resin 70. Other method may be used, as shown in FIGURE 5. The etched portions of the leadfram are aligned to the inward indentation portions of the first surface.

5 15 8 16 10

Referring to FIGURE 6, a sigulation step is performed to separate each individual package. Therefore, the package is cut at specific portions. Optionally, solder ball may be formed on the terminal of the bonding pads.

IJ

The benefits of the present invention includes the improvement of heat dissipation characteristic. The die pad which is a portion of the leadfeame is exposed to enhance the thermal dissipation.

Sub 1820

25

As is understood by a person skilled in the art, the foregoing preferred embodiments of the present invention are illustrated of the present invention rather than limiting of the present invention. It is intended to cover various modifications and similar arrangements included within the spirit and scope of the appended claims, the scope of which should be

Sub 18>

5

accorded the broadest interpretation so as to encompass all such modifications and similar structure. Thus, while the preferred embodiment of the invention has been illustrated and described, it will be appreciated that various changes can be made therein without departing from the spirit and scope of the invention.